# CS302 Quiz 2



Solved By Hassan Malik

Lectures Included 31 to 41



BSCS KoolKidz Group

Question # 7 of 10 ( Start time: 05:27:01 PM, 23 August 2021 ) Total Mark

when the transmission line is idle in an asynchronous transmission

Select the correct option

- State of transmission line is not used to start transmission
- It remains in previous state
- It is set to logic low
- It is set to logic high



Click to Save Answer & Move to Next Question

Question # 7 of 10 ( Start time: 05:27:01 PM, 23 August 2021 ) Total Mark

when the transmission line is idle in an asynchronous transmission

Select the correct option

- State of transmission line is not used to start transmission
- It remains in previous state
- It is set to logic low
- It is set to logic high



Click to Save Answer & Move to Next Question

+92 307 5016070
17 minutes ago



CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August 2

Question # 3 of 10 ( Start time: 05:22:59 PM, 23 August 2021 )

Total Mark

The outputs of SR latches in elevator state machine are generated by combinational circuits therefore, these outputs are defined as ISTYPE '_____'.

Select the correct option

- com.buffer
- reg.buffer
- com.reg
- com.org

+92 307 5016070
15 minutes ago
quiz.vu.edu.pk/QuizQuestion

CS302:Semester Quiz # 02 Quiz Start Time: 05:19 PM, 23 August

Question # 4 of 10 ( Start time: 05:24:31 PM, 23 August 2021 ) Total Ma

The outputs of SR latches in elevator state machine are feed back to the _____ gate array for connection to the D-flipflops.

Select the correct option

- OR
- AND
- XOR
- NOT

Click to Save Answer & Move to Next Question

+92 307 5016070
17 minutes ago



CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August 2

Question # 3 of 10 ( Start time: 05:22:59 PM, 23 August 2021 )

Total Mark

The outputs of SR latches in elevator state machine are generated by combinational circuits therefore, these outputs are defined as ISTYPE '_____'.

Select the correct option

- com.buffer
- reg.buffer
- com.reg
- com.org

+92 307 5016070
17 minutes ago



CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August

Question # 5 of 10 ( Start time: 05:25:34 PM, 23 August 2021 )

Total M

How many state variables does each state in Traffic Light Controller have?

Select the correct option

- Two
- Three
- Four
- One

**Question # 2 of 10 ( Start time: 12:21:49 PM, 23 August 2021 )**

Which one flip-flop has an invalid output state?

**Select the correct option**

- ○ JK
- ● SR
- ○ T
- ○ D

**Question # 10 of 10 ( Start time: 12:30:29 PM, 23 August 2021 )**

A multiplexer with a register circuit converts

**Select the correct option**

- ○ Parallel data to serial ✓
- ○ Serial data to serial
- ○ Parallel data to parallel
- ○ Serial data to parallel

**Question # 2 of 10 ( Start time: 12:21:49 PM, 23 August 2021 )**

Which one flip-flop has an invalid output state?

**Select the correct option**

- ○ JK
- ● SR
- ○ T
- ○ D

**Question # 7 of 10 ( Start time: 12:26:49 PM, 23 August 2021 )**

A 4-bit binary up/down counter is in the binary state of zero. The next state in the UP mode is

**Select the correct option**

- 0001
- 1000
- 1110
- 1111

+92 307 5016070
15 minutes ago
quiz.vu.edu.pk/QuizQuestion

CS302:Semester Quiz # 02 Quiz Start Time: 05:19 PM, 23 August

Question # 4 of 10 ( Start time: 05:24:31 PM, 23 August 2021 ) Total Ma

The outputs of SR latches in elevator state machine are feed back to the _____ gate array for connection to the D-flipflops.

Select the correct option

- OR
- AND
- XOR
- NOT

Click to Save Answer & Move to Next Question

+92 307 5016070
17 minutes ago



CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August

Question # 5 of 10 ( Start time: 05:25:34 PM, 23 August 2021 )

Total M

How many state variables does each state in Traffic Light Controller have?

Select the correct option

- Two
- Three
- Four
- One

Question # 1 of 10 ( Start time: 05:19:53 PM, 23 August 2021 ) Total M

_____ Yellow signal controlling the traffic on the East-West section.

Select the correct option

- EWRed
- NSGrn
- EWYel
- NSYel

Click to Save Answer & Move to Next Question

**Question # 10 of 10 ( Start time: 12:30:29 PM, 23 August 2021 )**

A multiplexer with a register circuit converts

**Select the correct option**

- ○ Parallel data to serial ✓
- ○ Serial data to serial
- ○ Parallel data to parallel
- ○ Serial data to parallel

CS302:Semester Quiz # 02 Quiz Start Time: 05:19 PM, 23 August 20

Question # 8 of 10 ( Start time: 05:27:29 PM, 23 August 2021 ) Total Mark

In memory write cycle, the time for which the ¯WE signal remains active is known as the _____.

Select the correct option

- Write data time
- Write delay width
- Write pulse width
- Write address setup

Click to Save Answer & Move to Next Question

Question # 1 of 10 ( Start time: 05:19:53 PM, 23 August 2021 ) Total M

_____ Yellow signal controlling the traffic on the East-West section.

Select the correct option

- EWRed
- NSGrn
- EWYel
- NSYel

Click to Save Answer & Move to Next Question

CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August 2

Question # 9 of 10 ( Start time: 05:28:26 PM, 23 August 2021 )

Total Mar

The next state table for REQ1, FLOOR1 and OPEN inputs indicates that the _____ can be pressed at any time either on the first floor or the second floor in elevator.

Select the correct option

- OPEN
- FLOOR1
- REQ0
- REQ1



Click to Save Answer & Move to Next Question

CS302:Semester Quiz # 02

Quiz Start Time: 05:19 PM, 23 August 2

Question # 9 of 10 ( Start time: 05:28:26 PM, 23 August 2021 )

Total Mar

The next state table for REQ1, FLOOR1 and OPEN inputs indicates that the _____ can be pressed at any time either on the first floor or the second floor in elevator.


Select the correct option

- OPEN
- FLOOR1
- REQ0
- REQ1




Click to Save Answer & Move to Next Question

+92 321 1132717
6 minutes ago



+92 321 1132717
6 minutes ago



CS302:Semester Quiz # 02 Quiz Start Time: 05:19 PM, 23 August 20

Question # 8 of 10 ( Start time: 05:27:29 PM, 23 August 2021 ) Total Mark

In memory write cycle, the time for which the ¯WE signal remains active is known as the _____.

Select the correct option

- Write data time
- Write delay width
- Write pulse width
- Write address setup

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 4 of 10 ( Start time: 06:34:04 PM, 23 August 2021 ) Total Marks:** 1

To serially shift a byte of data into a shift register, there must be

**Select the correct option**

- one load pulse
- eight clock pulses
- one clock pulse
- one clock pulse for each 1 in the data

Click to Save Answer & Move to Next Question

**Question # 8 of 10 ( Start time: 12:28:39 PM, 23 August 2021 )**

To serially shift a byte of data into a shift register, there must be

**Select the correct option**


- one load pulse
- one clock pulse
- one clock pulse for each 1 in the data
- eight clock pulses


**Question # 1 of 10 ( Start time: 12:21:06 PM, 23 August 2021 )**


A memory organized to store nibble data values requires a _____ wide data bus.


**Select the correct option**

- ○ 8-bit
- ○ 16-bit
- ○ 2-bit
- ● 4-bit ✓


18:04
quiz.vu.edu.pk/QuizQue:
14
In elevator circuit, the floor display circuit is a combinational circuit which uses the ____ and _____ inputs two determine the floor number and the direction of the display arrow.
MOTION, FB
OPEN, DIR
CONSTATE, FB
MOTION, DIR


18:05
quiz.vu.edu.pk/QuizQue
The duration for which the elevator doors are opened, and remain open, and time it takes for the elevator to move from one floor to the next can be determined by a/an_____.
None of the given options
Clock Signal
Output Signal
Input Signal


18:06
quiz.vu.edu.pk/QuizQue
Which of the following Output Equations determines the output of the State Machine?
MAX = Q0Q1EN
MAX = Q1EN
MIN = Q0Q1EN
MIN = Q0Q1



18:01
quiz.vu.edu.pk/QuizQue
14
FLASH memory cell is implemented using a single floating-gate____transistor.
LOS
POS
MOS
GOS


**Question # 7 of 10 ( Start time: 12:26:49 PM, 23 August 2021 )**


A 4-bit binary up/down counter is in the binary state of zero. The next state in the UP mode is


**Select the correct option**


- 0001
- 1000
- 1110
- 1111



quiz.vu.edu.pk/QuizQue
The bit capacity of a memory that has 1024 addresses and can store 8 bits at each address is:
4096
1024
8
8192



18:00
quiz.vu.edu.pk/QuizQue
14
Question # 5 of 10 ( Start time: 06:00:26 PM, 23 August 2021 )
Which of the following is a volatile memory?
Select the correct option
EPROM
PROM
DRAM
EEPROM



17:59
quiz.vu.edu.pk/QuizQue
How many state variables does each state in Traffic Light Controller have?
Four
One
Two
Three


17:56
quiz.vu.edu.pk/QuizQue
14
The EPROM uses_____array with an isolated-gate structure.
NMOSFET
None of the given options
UVMOSFT
MOSFETK


5:30
64%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 August 2
Question # 9 of 10 ( Start time: 05:28:26 PM, 23 August 2021 )
Total Mar
The next state table for REQ1, FLOOR1 and OPEN inputs indicates that the _____ can be pressed at any time either on the first floor or the second floor in elevator.
Select the correct option
OPEN
FLOOR1
REQ0
REQ1


5:31
64%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 August 20
Question # 10 of 10 ( Start time: 05:30:18 PM, 23 August 2021 )
Total Mark
To parallel load a byte of data into a shift register, there must be
Select the correct option
one clock pulse
one clock pulse for each 1 in the data
eight clock pulse
one clock pulse for each 0 in the data


5:28
64%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 August 20
Question # 7 of 10 ( Start time: 05:27:01 PM, 23 August 2021 )
Total Mark
when the transmission line is idle in an asynchronous transmission
Select the correct option
State of transmission line is not used to start transmission
It remains in previous state
It is set to logic low
It is set to logic high


5:29
64%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 August 20
Question # 8 of 10 ( Start time: 05:27:29 PM, 23 August 2021 )
Total Mark
In memory write cycle, the time for which the ¯WE signal remains active is known as the _____.
Select the correct option
Write data time
Write delay width
Write pulse width
Write address setup

5:26 65%
quiz.vu.edu.pk/QuizQuestion 4

CS302:Semester Quiz # 02 Quiz Start Time: 05:19 PM, 23 August


Question # 4 of 10 ( Start time: 05:24:31 PM, 23 August 2021 ) Total Ma


The outputs of SR latches in elevator state machine are feed back to the _____ gate array for connection to the D-flipflops.

Select the correct option

- OR
- AND
- XOR
- NOT

Click to Save Answer & Move to Next Question


5:23
65%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 August
Question # 2 of 10 ( Start time: 05:21:27 PM, 23 August 2021 )
Total Mar
In DRAM read cycle R /W signal is activated to read data which is made available on the____data line.
Select the correct option
D(OUT)
D(INT)
D(IN)
D(AB)


5:21
65%
quiz.vu.edu.pk/QuizQuestion
CS302:Semester Quiz # 02
Quiz Start Time: 05:19 PM, 23 Augus
Question # 1 of 10 ( Start time: 05:19:53 PM, 23 August 2021 )
Total M
_____ Yellow signal controlling the traffic on the East-West section.
Select the correct option
EWRed
NSGrn
EWYel
NSYel

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 9 of 10 ( Start time: 06:39:22 PM, 23 August 2021 ) Total Marks:** 1

The Test Vector definition defines the test vectors for all the three counter inputs and _____counter output/outputs.

**Select the correct option**

- Three
- One
- Two
- Four

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 89 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 8 of 10 ( Start time: 06:38:05 PM, 23 August 2021 ) Total Marks:** 1

To write data to the memory, the write cycle is initiated by

**Select the correct option**

- reserving the space for variables.
- assigning the values to variables.
- applying the address signals.
- applying the data signals.

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 87 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 10 of 10 ( Start time: 06:40:36 PM, 23 August 2021 ) Total Marks:** 1

You have to choose suitable option when your timer will reset by considering this given code:
TRSTATE.CLK = clk;
TMRST: = (TRSTATE = = NSY2) # (TRSTATE = = EWY2);

**Select the correct option**

- EWRed or EWYel
- NSSR or TMRST
- NSY2 or EWY2
- EWSR or NSRED

Click to Save Answer & Move to Next Question

**Question # 8 of 10 ( Start time: 12:28:39 PM, 23 August 2021 )**

To serially shift a byte of data into a shift register, there must be

**Select the correct option**

- one load pulse
- one clock pulse
- one clock pulse for each 1 in the data
- eight clock pulses

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 7 of 10 ( Start time: 06:37:31 PM, 23 August 2021 ) Total Marks:** 1

The outputs of SR latches in elevator state machine are generated by combinational circuits therefore, these outputs are defined as ISTYPE '_____'.

**Select the correct option**

- com.buffer
- reg.buffer
- com.reg
- com.org

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 6 of 10 ( Start time: 06:35:51 PM, 23 August 2021 ) Total Marks:** 1

The Transition table is very similar to the_____table.

**Select the correct option**

- Truth
- State
- Transition
- None of the given options

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 3 of 10 ( Start time: 06:33:28 PM, 23 August 2021 ) Total Marks:** 1

Which one flip-flop has an invalid output state?

**Select the correct option**

- T
- SR
- JK
- D

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 88 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 2 of 10 ( Start time: 06:32:19 PM, 23 August 2021 ) Total Marks:** 1

The Synchronous SRAM also has a Burst feature which allows the Synchronous SRAM to read or write up to _____ location(s) using a single address.

**Select the correct option**

- Two
- One
- Three
- Four

Click to Save Answer & Move to Next Question

MC190403792: FUZAIL UR REHMAN

Time Left 82 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 06:30 PM, 23 August 2021

**Question # 1 of 10 ( Start time: 06:30:51 PM, 23 August 2021 ) Total Marks:** 1

Smallest unit of data is

**Select the correct option**

- a bit
- a 4-bits nibble
- a 16-bits word
- an 8-bits word

Click to Save Answer & Move to Next Question

7:52

Quiz
quiz.vu.edu.pk

BC200205783: IZAZ AHMAD KHAN

Time Left 90 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 6 of 10 ( Start time: 07:52:54 PM, 23 August 2021 )

Total Marks: 1

The ABEL Input file can use a_____ instead of the equation to specify the Boolean expressions.

Select the correct option

- Karnaugh Map
- Logic Circuit
- State Diagram
- Truth Table

Click to Save Answer & Move to Next Question

7:52 153 B/s 57

Quiz
quiz.vu.edu.pk

BC200205783: IZAZ AHMAD KHAN

Time Left 89 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 5 of 10 ( Start time: 07:52:06 PM, 23 August 2021 )

Total Marks: 1

A complete unit of information is sometimes called a _____.

Select the correct option

- Nibble
- Byte
- Word
- Bit

Click to Save Answer & Move to Next Question

7:49

Quiz
quiz.vu.edu.pk

sec(s)

S302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 20

uestion # 3 of 10 ( Start time: 07:49:55 PM, 23 August 2021 )

Total Mark

The FAST Mode Page Access allows_____memory read and access times when reading successive data values stored in consecutive locations on the same row.

elect the correct option

- Modern
- Medium
- Slow
- Faster

Click to Save Answer & Move to Next Question

BC200205783: IZAZ AHMAD KHAN

Time Left 90 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 1 of 10 ( Start time: 07:48:15 PM, 23 August 2021 )

Total Marks: 1

In DRAM read cycle R /$\overline{W}$ signal is activated to read data which is made available on the____data line.

Select the correct option

- D(INT)
- D(OUT) ✓
- D(IN)
- D(AB)

Click to Save Answer & Move to Next Question

BC200205783: IZAZ AHMAD KHAN

Time Left 90 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 4 of 10 ( Start time: 07:51:11 PM, 23 August 2021 )

Total Marks: 1

_____ Yellow signal controlling the traffic on the East-West section.

Select the correct option

- NSYel
- NSGrn
- EWYel
- EWRed

Click to Save Answer & Move to Next Question

BC200205783: IZAZ AHMAD KHAN

Time Left 90 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 6 of 10 ( Start time: 07:52:54 PM, 23 August 2021 )

Total Marks: 1

The ABEL Input file can use a_____ instead of the equation to specify the Boolean expressions.

Select the correct option

- Karnaugh Map
- Logic Circuit
- State Diagram
- Truth Table



Click to Save Answer & Move to Next Question

BC200205783: IZAZ AHMAD KHAN

Time Left 89 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 5 of 10 ( Start time: 07:52:06 PM, 23 August 2021 )

Total Marks: 1

A complete unit of information is sometimes called a _____.

Select the correct option

- Nibble
- Byte
- Word
- Bit

Click to Save Answer & Move to Next Question

BC200205783: IZAZ AHMAD KHAN

Time Left 90 sec(s)

CS302:Semester Quiz # 02

Quiz Start Time: 07:48 PM, 23 August 2021

Question # 2 of 10 ( Start time: 07:48:56 PM, 23 August 2021 )

Total Marks: 1

A 4-bit binary up/down counter is in the binary state of zero. The next state in the UP mode is

Select the correct option

- 1000
- 1111
- 1110
- 0001

Click to Save Answer & Move to Next Question

S302:Semester Quiz # 02 Quiz Start Time: 07:48 PM, 23 August 20

uestion # 3 of 10 ( Start time: 07:49:55 PM, 23 August 2021 ) Total Marks

The FAST Mode Page Access allows_____memory read and access times when reading successive data values stored in consecutive locations on the same row.

elect the correct option

- Modern
- Medium
- Slow
- Faster

Enter to view message content
1 new message

Question # 9 of 10 ( Start time: 08:12:07 PM, 23 August 2021 ) Total Marks: 1

----------types of caching are commonly used in personal computers.

Select the correct option

- four
- Two
- five
- three

Click to Save Answer & Move to Next Question

8:17 19.0 KB/S 92
quiz.vu.edu.pk/Q 41

Question # 3 of 10 ( Start time: 08:16:56 PM, 23 August 2021 )

A multiplexer with a register circuit converts

Select the correct option

- Parallel data to parallel
- Serial data to parallel
- Parallel data to serial
- Serial data to serial

**Question # 1 of 10 ( Start time: 12:21:06 PM, 23 August 2021 )**

A memory organized to store nibble data values requires a _____ wide data bus.

**Select the correct option**

- ○ 8-bit
- ○ 16-bit
- ○ 2-bit
- ● 4-bit ✓

8:24 5.00 KB/S 91
quiz.vu.edu.pk/Q 41



The Synchronous SRAM also has a Burst feature which allows the Synchronous SRAM to read or write up to _____ location(s) using a single address

Select the correct option

- Three
- One
- Four
- Two

LMS